An innovationg AI Strat-Up is looking for the next Chip Design Engineer!
5+ years experience in chip design
5+ years experience and deep knowledge of Verilog & system Verilog
Experience in writing SVA assertions
Scripting knowledge – Perl, Python, TCL, etc.
Experience with synthesis results analysis and timing closure process
איזור: גוש דן