BS or MS EE degree from top universities with a proven track record of silicon ramp up
· Strong technical skill, open mind and ability to work in "multi-tasks" mode
· Deep understanding of ASIC flow
· Proven experience of at least 3 years in one of the following back-end areas: DFT, synthesis, STA
· Experience in top-level integration or design is strong advantage.